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ABSTRACT
Electronic packaging has undergone basic changes in the last few years to keep up
with an ever increasing demand for speed andminiaturization. MultichipModules (MCM)
represent a class of advanced packaging technologies. This thesis examines various MCM
technologies and their relative advantages and disadvantages. Further, the design process for
anMCM is presented in detail. The physical design and simulation for the performance
( electrical and thermal) is also detailed. A design example ties together all the issues that
are relevant to the design of an MCM.
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INTRODUCTION
Over the last several decades, the trend in electronics has been towards smaller size
and faster speeds. Concurrently, advances in technology havemade these smaller and faster
components available for a wide variety of applications. This trend appears to continue into
the 1990's.
Traditionally, the electronic components have been packaged for environmental
protection, ease of assembly and relative ease of testing. However, packaging of electronic
components has gone beyond these concerns. Today, in most complex systems, electronic
packaging imposes the limitation on performance due to interconnect delays and thermal
management. As such, it is absolutely essential that packagability be addressed right from
the beginning of the design cycle.
The speed and complexity of certain mainframe computers and military electronics
initiated the use ofmulti-chip modules (MCMs) in the 1970's. These multi-chip modules
had several complex bare integrated circuits interconnected and packaged on a single sub
strate. However, the complexity ofmanufacturing and testing of these MCMs made them
prohibitively expensive, and could not be used except in very expensive systems. Today, the
utilization ofMCM technology has becomemorewide spread due to the proliferation ofhigh
speed, complex systems in all fields ofelectronics. This has given anew focus to the technol
ogy and infrastructure required to
manufacture large numbers ofMCMs at a low cost.
This thesis addresses the design process for amulti-chipmodule. Alongwithdesign
and simulation, a description ofdifferent types ofMCMs, their relative advantages and dis
advantages and the issues involved in the selecting a particular technology are also pres
ented. In chapter 2, various types ofMCMs have been described. This is followed by a de-
scription of the trade-offanalysis, usually referred to as "early design: , in chapter 3 . Chapter
4 elaborates on the different approaches of the physical design. Simulation results, both elec
trical and thermal, are presented in chapter 5. Finally, some concluding remarks are made
in chapter 6.
BACKGROUND OF MCMS
2.1 DESCRIPTION OF MCMs
2.1.1 What AreMCMs ?
An MCM can be thought of as a miniaturized version of a Printed Circuit Board
(PCB). The nameMultichipModule (MCM) signifies that it consists ofmore than one Inte
grated Circuit (IC) on a single substrate. The IC's used here are not packaged and are still
in the bare die form. In the hierarchy ofpackaging,MCMs could be classified into first level
packaging ofelectronic circuits. First level packaging ofelectronic circuits deals with pack
aging of IC's in their bare die form. When a single IC in its die form is packaged it is called
a Chip and whenMultiple IC's in their die forms are packaged on a single substrate, then
it is called anMCM.
2.1.2 Bare Die
It is a part of the processed silicon wafer which consists of a single IC. This compo
nent cannot be used in an environment other than a clean room before it is packaged and is
highly susceptible to contamination and damage in its bare form. An example of a bare die
is shown in figure 2. 1 The bare die as you see consists of the power and ground rings around
the circuitry. The bonding pads are the external projections.
2.1.3 Substrate
It is the base on which single ormultiple bare dies are placed and packaged into a
form where they could be used in an environment other than a clean room. This base usually
3
Figure 2.1 [20] Bare die
consists ofmore than one layer ofmetal, so as to connect to the exterior of the package, or
internally as well in the case of the MCMs. The type of substrate is defined by the type of
dielectric and the base material. An example is shown in figure 2.2
2.1.4 Advantages ofMCMs
The reliability of the system is improved since the interconnects between chip are
shorter, they arewithin a singlemodule
rather thanwithprinted circuit solderjoints [1]. The
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Figure 2.2 Sustrate Crossection
size of anMCM is much smaller than a printed circuit board and hence is advantageous in
miniaturization of equipment. In the case of high speed systems the propagational delay is
smaller since thee interconnect length is much smaller than on a PCB.
Compared to large integrated circuits, in MCMs mixed technologies can be used
easily like, analog and digital logic, CMOS and Bipolar and RAM. Also when the size of
the circuitry goes beyond manageable complexity, it is advantageous to partition the design
among several chips in an MCM. Compared to ultra large scale integrated circuits, MCMs
are relatively easier to repair.
2.1.5 Disadvantages ofMCMs
Compared to printed circuit boards, theMCMs are hard to repair. Further the yield
onMCMs is not as high. The cost for low volume production ofcircuits withMCMs is very
high compared to PCBs, since the process ofmanufacturing MCMs is a complex one and
over head costs are high. Chips such as programmable logic devices, gate arrays and PALs
cannot be incorporated intoMCMs, this is because their inputs and output configurations are
not fixed. A programmable read only memory (PROM) chip cannot be used in an MCM
because the memory has to be burnt into the die which is not feasible at present. Testing of
circuits is easier in the case ofPCBs than compared toMCMs since accessibility is limited.
Compared to large ICs theMCMs are slower and are less reliable since the dies are
connected using bonds. Since the number of interconnecting layers are higher inMCMs as
compared to a ICs, the number of vias increase and hence there is a higher probability of
process related faults.
2.2 TYPES OF MCMs
2.2.1 Classification ofMCMs
MCMs can be classified in differentways depending on different factors. The factors
governing the classification are as follows:
a. Dielectric used
b. Die attachment and conductor used in between the pad
Classification on the basis of their substrate technology:
I. MCM-L using Laminated materials.
II. MCM-D using Deposited layers of thin film.
HI. MCM-C using Cofired Ceramic.
Classification on the basis of die attachment and the conductor used:
I. When tape is used (TAB)
II. When wire is used (wire bond)
IH. When solder balls are used (bumped die or Flipchip)
2.2.2 MCM-L
It is the conventional thick filmMCM substrate used. Thick film substrates aremade
up of laminated organic materials. MCM-L structures can be regarded as laminated PCB
scaled to ameet the requirements anddimensions ofaMCM [1], The conductor used in thick
film MCMs is either copper, gold or silver-palladium. Copper is usually selected for the fol
lowing reasons[2]:
1. Copper is one of the best materials for its electrical characteristics.
2. Copper thick film systems are relatively immune to atmospheric damage.
3. Copper systems is relatively inexpensive.
Many different organic materials are used in MCM-Ls depending on the type of ap
plication. Themost common type is epoxy glass (FR-4). When themodules dissipate excess
heat, it is advisable to use organic materials which are able towithstand higher temperatures,
like Bismaleimide triazine (BT) and Polyimides [1].
The process of manufacturing MCM-Ls is very similar to the manufacturing of a
multilayered printed circuit board. Themajor difference is that the process has to be carried
out in a clean room since the devices used here are dies and not packaged components. Since
the process is similar to the PCBmanufacture, theminimum linewidth is approximately 1 25
pm. and the minimum via size is approximately 150 pm.
The key advantages ofMCM-L technology are low cost and better yield due toma
ture processing technology.
Further in the case of leadless MCM-L there is no problem due
tomismatch of thermal coefficient between theMCM and the PCB on which it is mounted.
The disadvantages inMCM-L is the poor thermal conduction through thematerial and typi
cally high cross talk.
The decision which affects the typeMCM tobe used for a particularcircuit is a com
plex issue. If cost is the deciding factor, then laminated multi-chip modules could be used
since their costs are lower compared toMCM-C andMCM-D. The potential industrial us
ers of theMCM-L technology are automobile, electronic toy and communication.
As said in section 2.2.1 MCMs are further classified depending on themethod ofdie
attachment. Hence we can haveMCM-L with different die attachments, like for example:
1 . MCM-L with Flip Chip
2. MCM-L with Chip on Board (wire bond)
3. MCM-L with TAB
The packaging ofMCM-L is more economical since they have practically the same
Coefficient ofThermal Expansion CTE as of the packagingmaterial.When plastic packages
are used it is easier to have them placed in standard packages if standard sizes and standard
pin counts are used. WhenMCM-L are manufactured in high volumes, they can be pack
aged in either one the forms as shown in figure 2.3
2.2.3 MCM-D
The most research is being conducted on this type of MCMs. The process of
manufacturing is new and is still to be mastered. Basically, MCM-D uses multiple layers
of thin film material deposited one over the other. The process is highly susceptible to con
tamination and needs tobe carried out in the cleanroom. The structures in thin filmmultichip
Figure a: Flip chip package
Figure b: Ceramic in PGA
Figure 2.3 [1] Different Packages for MCMs
modules are created using deposition and patterning techniques which result in features
whose minimum dimensions could be less than 25mm [3] . The process techniques are quite
similar to that ofchip fabrication. There are differentprocesses developed by different com
panies, and new processes are being developed daily. A good example of such an adaptation
is the process developed by Polycon [4], [5]. The process flow by polycon for its manufac











































Figure 2.4 [6] MCM-D Manufacturing Process
The advantages of thinmultichipmodule over the other type ofmodules is that they
are smaller in size, propagational speeds are higher since interconnect lines are smaller. The
use of thin film interconnections clearly represents a reduction in the system cycle time for
high performance systems. Since the MCM-D is smaller and fighter compared to other
types, it is quite advantageous to be used in small systems like hearing aids and hand-held
systems. The disadvantages of the thin film multichip modules are similar to the ones in
single large chips like thermal problems, cross talk and signal noise. The cost ofmanufactur
ingMCM-D is very high in low volumes.
Similar toMCM-L thin film multichipmodules are also classified furtherdepending
on the type of attachment of die.
2.2.4 MCM-C
The MCM-C technology is very old and well mastered. This technology was used in the
MCMs which where first used in the early 70's. Even today the military electronics still use
MCMs which are made up of ceramic. The nameMCM-C comes from the substrate name
ceramic as mentioned in the section 2.2. 1 . TheMaterialmost commonly used as the substrate
is Alumina. Alumina is the most mature and cost-effective material [7]. Though this
technology is old andmature, research is still going on in the use ofdifferentmaterials. One
of the latest material, for ceramic modules is aluminium nitrite (A/N).
Asmentioned above, the process ofceramicmodules is over a decade old and is well
mastered. In MCM-C, it is possible to have many layers of metals. In this technology the
restriction of layers is not a question. Sixty plus metallic layers are presently in commercial
use forMCM-C interconnect applications. The layer thickness can be reduced by the ceram
ic tapeprocess.Themostcommonprocess used in manufacturingMCM-C is cofired ceram

























GOLD PLATE INSPECTION SHIPPING
Figure 2.5 [7] Cofired Ceramic Process Flow
Similar toMCM-L andMCM-D, cofired ceramicmultichipmodules are also classi
fied further depending on the type of attachment of die.
2.3 DESIGN PROCESS
2.3.1 Introduction
Multichip Modules is basically packaging of multiple bare chips on a single sub
strate. This involves a great deal of insight into various fields of engineering. A multichip
module design engineer should have a good insight into the process of fabrication, mechani
cal and thermal aspects ofpackages andmaterials, and electrical aspects such as
propagation-
al delays, signal noise, testability and cross talk. Hence this topic is very vast and diversified
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and needs a lotofcoordination between different departments or groups. The figure 2.6 dem
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Figure 2.6 [8] MCM Design Complexities
2.3.2 Design Data
If a multichip module has to be designed the following data is necessary :
1 . What is the function of the module.
2. What is the maximum cost limit for a single module and the volume
3. What is the application of the module
4. Speed of operation of the module
5. Power handling capacity
6. Maximum allowable weight of the module
These are factors which are needed before determining which type of module should be
used.
2.3.3 Design Flow
The flow of design of amultichipmodule is the different stages in the design of the
module. It starts from the collection ofdesign data as mentioned in section 2.3.2, till the lay
out and masks are prepared and released tomanufacturing. The complexities mentioned in
12
section 2.3.1 can be considerably reduced by using advanced design tools. The process of




































Figure 2.7 Design Process Flow
2.4 DESCRIPTION OF MCMs AS PER DIE ATTACHMENT
2.4.1 What is Die Attachment ?
Die attachment is the placement of the die on the substrate, and the type connection
used in between the die and the substrate. There are severalmethods of attachments between
the die and the substrate and hencewe could classifyMCMs on theirdie attachments. Differ
ent type of die attachments could be used on a single module, but usually a single type of
die attachment process is used on a singlemodule. In the following sectionsMCMswithwire
bonding, flip chip and tape automated bonding are explained. The various type ofdie attach
ments could be used in any ofMCM technologies, likeMCM-C,MCM-D and MCM-L.
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2.4.2 Wire Bonding
In this type of die attachment the die is glued to the substrate and then the bonding
wire is used to connect the bonding pad on die and the bonding pad on the substrate. This
process is similar to that of the bonding of single bare chip to its package. The wire used for
bonding is usually gold since it has very high conductivity and good anti corrosion proper
ties. The thickness of the wire varies from 25 pm to 100 pm. An example of a wire bonded








Figure 2.8 [14] Die attachment /wire bond
The advantage of this type ofdie attachment is that it can be adapted to various types
ofdiemetalization. This typeofbonding process is easy to rework and inspectvisually. Since
this technology is old and mature its reliability is quite high, equipment is easily available.
The disadvantages are the fragility of the bonds and electrical over stress. If thermal
bonding is used, it uses substantial heat and hencewe have to use some other type ofbonding
on organicmaterials.Wire bonding is not suitable forhigh lead counts since the bonding pad
may be larger than the diepad and hencemay
bridge pads,This is also because the equipment
used forwire bonding use quite a large amount ofspace. Bondingwire could act as inductors
and cause problems for circuit speeds.
The various types ofwire bonding are:
1 . Thermocompression bonding, this type of bonding use high temperatures to








Figure 2.9 [9] Formation of thermocompression ball and stitch bonds
Bonding tool
Clamp
4. Tool Goas to Loop Position 6. Substrata Is Movad to
Saoond Bond Position
6. Tool Movas to Saoond
Saarch Position
7. Second Bond: Wira Clamp
Than Movat Back BraaMng Wira
Figure 2.10 [9] Formation of a pair of ultrasonic wire bonds
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2. Ultrasonic bonding, this type ofbonding uses ultrasonic energy tobondwires
to the die and the substrate [i]. The figure 2.10 depicts the process.
3. Thermosonic bonding, this type of bonding is combination of thermocom






Figure 2.11 [9] Formation of a pair of thermosonic wire bonds
2.43 Tape Automated Bonding (TAB)
In this method of bonding, instead of using wire flat tape is used. This tape is like
a film which is etched and a slot for the die is cut out, In this slot the die is attached using
an automated process. The tapemay have single or multilayered patterns etched on it. The
tape is made ofpolyester (Mylar),Modified epoxy or polyimide. The differentmethods of
TAB are shown in figure 2.12.a and 2.12b
In this process we can have high lead count since the tape is flat and does not develop
an additional pad like the one in the wire bonding process. Since this process is automated,
the time consumed by this process is small.
16
Figure 2.12a TAB






The disadvantages in this process is the yield, it is low due tomis-alignment of the
tape and the die. The cost for the material is high. The process is quite new and hence the
equipment is costly.
The process ofTAB is quite complicated compared to that ofwire bonding. But since
this process is completely automated, it takes less time compared to wire bonding. The pro
cess of TAB is as shown in the figure 2.13
2.4.4 Flip-Chip
In this type ofbonding the pad of the die is placed exactly on top of the substrate pad,
using solder balls as
conductors in between. Hence in this process the die need not be glued
to the substrate. The lead pitch does not matter and hence the dies with large input/output
counts could be attached. An example of a flip-chip is shown in figure 2.14
17
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Figure 2.14 [14] Flip chip mounting
The advantages in flip-chips is that they have the shortest interconnection when
compared to wire bonding and TAB. The size of the MCM is smaller since the dies could
be placed close to each other. The pads on the die need not be brought out to the periphery
since the contacts are exactly under the die pads hence we can have very high interconnect
density. The equipment is used is notvery costly since it needs only a pick and place system
which is similar tomoving stepper in the wire bonding equipment.
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The major disadvantage in this system is the CTE, here the die CTE should match
with the CTe of the substrate. Since the contacts are in between the substrate and the die test






To design a goodMCM, it is essential that theperformance specification, design time
constraints, cost constraints and other limitations bewell understood. These factors govern
ing the design and production are called trade-off variables. If these variables are changed,
then in most cases the design has to be modified tomeet these changes.
In the case ofMCMs the major trade-off variables are:
1. Cost
2. Performance and speed
3. Reliability
4 Size of package
5. Type of facilities available
It should be noted that all of these variables are interdependent The choice ofa given
technology for the specific application involves a lot of trade-offs
between these variables.
Prioritizing these variables will assist the trade-off analysis. Each of these variables depend
on various factors, and these factors have to be taken into consideration during the process
ofdesign. The phrase "early
design"
refers to the analysis of the trade-offvariables that lead
to the choice of the type ofMCM to be used in the given application. In this chapter, trade-off
variables are explained and the analysis of the example problem is shown.
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3.1.2 Cost
Each of the trade-offvariables depends on different factors . Themajor factorswhich
effect the cost of a module are:





The cost of die varies depending on the type. There are various tests which have to
be conducted on a die before it is shipped by a chip vendor. A pre-tested die is known as
aKnownGoodDie (KGD). Hence,while designing we have to consider the diemanufactur
ers process yield. KGDs are a must when the diemanufacture's yield is poor. If a bad die is
used, it then effects the yield of themodule. Hence the cost of theModule is increased. The
cost also depends on the number ofdies on themodule, since the yield of themodule depends
on the yield of the die. The MCM yield is given by the following formula [9].
Ym(d)
= (^rf)
Ym(d) = module yield due to die yield.
n = number of chips in the module
Yd = average die yield
The table 3.1 [9] shows the expectedmodule yield based on different die yields and
the number of chips per module assuming a 95% substrate/assembly yield.
Therefore, while deciding on the type ofmodule the cost of the dies plays an impor







16 Chip Module Yield
Without With HDI
Pre-test Pre-test
32 Chip Module Yield
Without With HDI
Pre-test Pre-test
99% 80% 95% 65% 90%
98% 68% 95% 47% 90%
95% 41% 95% 17% 90%
90% 18% 95% 3% 90%
Table 3.1 [9] Expected Module Yield
placed by an alternate die, whichmay workout costlier. Hence, before deciding the type of
module we have to do a study on which types of dies are available, and the costs involved.
3.1.2.2 Process
The yield of theprocess depends on various factors . If the yield of the process is low,
then the useable output of the product is low. So the cost permodule increases. Hence,while
designing, we dohave to consider the yield of the process used. It is advisable to knowwhat
types ofprocesses are available and their yields. Inmany cases, even if the yield is not very
good, if the vendor has reworking facilities and will rework at a lower cost compared to oth
ers, then that process could be considered.
3.1.2.3Materials
The substrate materials used, do play an important role in the cost factor ofMCM
design. The cost of theMCM varies with the substrate material. If the substratematerial is
22
changed, the manufacturing and design process will have to be modified. This in turn will
affect the cost factor.
3.1.2.4 Design
To design large systems good design tools are required. These tools are very costly
and therefore affect the cost factor to a great extent. The designer should be familiar with
the technology file, the process ofmanufacturing, the design tools and other aspects of de
sign. If the design does not perform satisfactorily then the cost ofdevelopment and produc
tion will be wasted and hence will add to the over-head cost of the MCM.
3.1.3 Performance and Speed
If this variable is given the highest priority, then a comparative study ofperformance
verses technology will have to bemade. Such a study could be time consuming and expen
sive. This comparative study will hold good only for this particular design. Here, the size
substrate, the type of substrate material, length and width of interconnects and the number
of layers of interconnects will have to be considered. Considering all these factors, an itera
tive study will have to be done to meet the required performance and speed.
When speed is themost important factor, then it is advisable to have shorter and thin
ner interconnects, and smaller substrate size. The smallest interconnect widths can be
achieved inMCM-Ds. Though thinner interconnecting widths help in increasing the speed,
they have high routing densities which cause cross talk and signal noise. Hence we have to
conduct several design iterations to obtain a suitable design.
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The study ofperformance and speeds only as accurate as the models used by the de
sign tools. The models used by current design tools are still to be refined. While doing the
design, a safetymargin of 10% -15% is advisable. Incorporation of the safety factor results
in the tightening of design constraints. This will, in turn effect the computing time, which
increases the cost factor.
Even a good early design does not guarantee the speed and performance which was
calculated during the design. Performance and speeds depend a lot on the design tools and
the designmodels used. In figure 3. 1 the delaymodel ofan interconnect is shown thatdepicts
the dependency onmany different factors. The delaymodel here deals onlywith a single net
and notwith its fan-out. Multiple loads on a netwill result in evenmore complicated models












Zl Zl Z2 Zl
Ch^ Cij/tv Cu^p Cp -^ Cp ^p. Cr
Receiver
Figure 3.1 MCM Delay Model of an Interconnect
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3.1.4 Reliability
This factor plays an important role during the early design procedure of an MCM.
Reliability could be defined as a variablewhich defines the life of a product and guaranties
its performance for this period. There are several factors which effect the reliability of the
product. Taking these factors into consideration during the design of the system, will help
in designing a reliable of the product.
The factors which effect reliability are:
1 . Number of contact joints.
2. CTE and Thermal conductivity through the substrate
3. Quality of the process
3.1.4.1 Number ofContact joints
In a conventional signal chip package design, each chip-to-chip signal must travel
from chip topackage, package to lead, lead to solderjoint, solderjoint to circuitboard, circuit
board to solderjoint, solderjoint to lead, lead topackage and package to chip [10].The leads,
solder joints and circuit boards are all exposed to potential environmental degradation [9].
In the case of an MCM design the signal travels directly from chip-to-substrate-to-chip,
all within the protection of a hermetic environment. The number of components also de
crease while transferring from a circuit board environment to anMCM. This is shown in fig
ure 3.2
The impact of connecting joints on reliability is best shown in figure 3.3 [9] which
compares the relative reliability ofdifferent contact joints. It is clear, from a systems reliabil
ity standpoint, that interconnection made on silicon is preferable (flip chip).
25
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Figure 3.2 Comparison Between PCB & MCM Chip-Chip Connection
Failure Rate (ppm)
10001
t 1 1 1 1 1 1 1 1 1 1 1 1 1 r
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
Life InYears
(5% Duty Cylcle, Harsh Environment)
Figure 3.3 Comparison ofDifferent Types of Contacts
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3.1.4.2 Coefficient of Thermal Expansion
The substratemustmeet certain CTE constraints since it interfaces with large silicon
chips on one side and thepackage on the other.Thermal conductivity is also important since,
there needs tobe amechanism to conductheat away from the closely spaced, heatgenerating,
semiconductor chips. If these constraints are not taken into consideration, then the life time
of theMCM will be drastically reduced.
Silicon as a substrate has the advantage since itmatches the CTE of the dies. It also
has very high thermal conductivity. A unique advantage of silicon is that active circuitry,
such asmemory cells canbe incorporated into the substrate [9]. Similarly like silicon, ceram
ic can be used since it has low CTE and high thermal conductivity.
Table 3.2 presents some relevant electrical, physical, and mechanical properties of
substrate materials now being used or being considered for use [14]
3.1.4.3 Quality of the Process
If the process quality is not very good it could have a degenerative effect during the
life time of the package and could reduce the reliability.While designing the system and de
ciding on the type ofMCM, it is advisable to check the quality of the process whichmay be
used.
3.1.5 Size of the Package
This is a key factor, which decides the type of substrate to be used and the type of









Polyimide 1.4 40 2.5 0.15
Silicon 2.3 2.6 113 148
AL2 03
3.9
6.3 - 6.7 360 20-35
A/N 3.3 4 340 160-190
Ceramic 2.9 3-8 15 - 20 1-4
Laminate 12-17 0.2 - 0.3
Table 3.2 [14] Properties of different Materials
If the required size is really small, then it is suitable to go with eitherMCM-D or
MCM-C. In the case ofMCM-D line width as small as 8 pm are possible. This increases
the number ofrouted nets per layer. In the case ofMCM-C, multiple layers of interconnects
are possible and may compare favorably with anMCM-D.
In the case ofdie attachments,wire bonded dies take the largest areawhen compared
to flip chip and TAB. Comparing TAB and flip chip, the smallest area is taken by flip-chip.
Depending on the size wewill have to select the type of substrate and the type of die
attachment. If size is a bit larger thenwe can gowith wire bond since this could be reworked
upon very easily.
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3.1.6 Type of Facilities Available
It is most often better to use the facility which is already in house. This is because
theprocess can bemonitored and the design aspectswill beknown to the engineerswhowork
with it.
The above said factors imply only in the case if the process plant already exists. In
the case where vendors have to be used, the design has to be done as per the specifications
of their process. Hence a study of different processes has to be conducted, then a suitable
process and design has to be selected.
3.2 EXAMPLE PROBLEM
3.2.1 Introduction
This thesis basically deals with different design aspects. In this thesis a micro-con
troller system is taken into consideration as an example system. Different designs are created
and a comparative study is done, Based on this study a suitable design is proposed tomeet
the specifications.
3.2.2 Problem
In this thesis amicroprocessor is interfacedwith its peripherals on a singlemultichip
module. The processor taken into consideration is Intel 8088. The address buss, data buss,
serial port, parallel port and random excess memory are interfaced. The schematic of the
example problem is as shown in the figure 3.4.
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Figure 3.4 Schematic of The Example Problem
The system consists of 4 random access memory chips, 3 latches, a tri-state buffer,
a serial output port, a parallel output port, a bidirectional input output device, a 8088micro
processor and 84 input/output contacts.
A study ofdifferent processes is done and
design constraints are set. Using these de
sign constraints, depending on the type ofmodule, the physical components are placed and
routed. Once the routing is done, simulations are carried out using the simulation tools for
both electrical and thermal analysis. The results of these analysis are then tabulated and a
suitable design is proposed for the example problem.
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3.3 TRADE OF ANALYSIS OF THE EXAMPLE PROBLEM
3.3.1 Introduction
While designing a system we have to do a lot off trade-offs. This section of the thesis
dealswith the trade-offanalysis of theproblem mentioned in section 3.2. The trade-offvari
ables considered for this problem are size, cost, electrical and thermal performance of the
system.
3.3.2 Procedure For Trade-offAnalysis
The process of early analysis is to take into consideration the trade-off variables and
have detailed study on each of them and see how each of the options in technology perform.
The figure 3.5 explains the process flow of the trade-off analysis procedure.
3.3.3 Aim ofThe System
The aim of the system is to create amicrocomputer using an Intel 8088 microprocessor




on a standard PCB.
Hence if this circuitry has to be used in a hand held system, it has to bemuch smaller. If this
has to be done, the system has to be packaged in their die form itself. This is because the 12
packaged chips used in the circuit fill up this PCB . Hence ifwe have to package these chips
on a single substrate in their die form, a good study ofdifferent technologies will have to be
conducted and compared.
3.3.4 Requirements
1 . Minimum size
2. Maximum operating speed (at least 8MHz)


























Figure 3.5 Procedure For Trade-offAnalysis
4. 3 parallel ports
5. 1 UART
6. 1 3Channel timer
7 1 Data bus excess port
8 1 Address port
3.3.5 Design ofCircuit
The circuit basically uses an Intel 8088 microprocessor, its address/data bus is demulti
plexed using a tri-state device.
The address bus is used to address different chips as well as
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thememory. The data bus is a bidirectional bus. Taking this into consideration, the circuitry
was designed as shown in figure 3.4. Once the circuitry of the function is established, now
we have to conduct a study on the type of packaging technology to be used. This depends
on several factors, as mentioned in the flow diagram in figure 3.5. Hence cost analysis, per
formance analysis, reliability analysis, study on the size ofpackage and evaluate the facilities
available.
3.3.6 Cost Analysis
This is one of the most important variable to be considered during early design. This
factor governs other factors to a great extent. The cost analysis takes into consideration costs
ofvarious factors, such as cost ofbare die, cost ofpin grid array onwhich theMCM substrate
is mounted, cost of various substrates, cost of design and cost of reworking, if needed.
The table 3.3 illustrates typical high-volume manufacturing
vendors'
cost for various
packaging and interconnect elements. It also contains the nonrecurrent engineering costs,
which cover the design and tooling of special equipment.
From table 3.3 we notice that ifwe do not use standard packages or standard sizes for
theMCM, then a nonrecurrent engineering cost is involved. To amortize this cost, approxi
mately 50000MCMs should beproduced.Therefore a 128 pin grid array is taken into consid
eration. Since this Array is readily available and it has a pad pitch of 1000 pm. The cost per
grid array with 128 pins is approximately $10.00. There fore the size of the substrate used
is 36mm by 36mm, based on the inner cavity size of the PGA.
Ifwe approximate the cost of PCB as equal toX, table 3.4 illustrates the comparative
cost of other technologies.
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Package type Typical cost
Plastic package $ .05-$5.00
Ceramic PGA<144 pins $ 5000 NRE + $ .10 per pin
Ceramic PGA >144 pins $ 25000 NRE + $ .10 per pin
Cofired ceramic MCM $3.00 per sq. inch, per layer
Thin film MCM $60.00 per sq. inch
Laminated MCM $3.00 per sq. inch
PCB $1.00 per sq. inch
CMOS chip wafer $25.00-$150.00 per sq. inch
Table 3.3 [14] Typical Cost For different Technologies
Technology MCM-C MCM-D MCM-L
Rating 2X 66.7X X
Table 3.4 Comparative Cost ofDifferent Technologies
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The type ofdie attachment has to be considered in the cost analysis. The table 3.5 shows
the relative comparison between different die attachment process.
Technology Wire bond TAB Flip Chip
Cost X >2X 0.8X
Table 3.5 [14] Cost For Different Die Attachment Technologies
3.3.7 Performance Analysis
This is a very important constraint, if the system does not perform satisfactorily, then
other factors become irrelevant. To avoid this, a detailed study has to be conducted on the
performance of the materials. The thermal constraints depend on the thermal conductivity
and the power dissipation. The electrical constraints depend on the resistance of the metal,
dielectric constant of substrate material and the capacitance between metal layers.
The performance analysis is basically done using design and analysis tools. Here for the
design, placement and analysis, Cadence design tools where used. The placement and rout
ing was carried out and then signal noise cross talk and thermal analysis are conducted. The
analysis results were then tabulated. The analysis results will be presented in chapter 5
3.3.8 Reliability Analysis
In this section the reliability of different technologies is done. Reliability plays an im
portant role in the selection of the right technology to be used for a particular circuit. The
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factors which effect reliability CTE, number of contact joints and the efficiency of the pro
cess.
3.3.8.1 Coefficient ofThermal Expansion
This is an important factor which determines the type of technology to be used for a
particular system. If theCTE of the substrate is not the same as theCTEof the die, there exists
a stress between the die and the substrate. Due to this stress, in course of time, the contacts
between the substrate and the die break. This type of stress incurred is called thermal over
stress.When the next level ofpackaging is taken into consideration, that is CTE in between
the substrate and the PCB. Here to the CTE of the substrate and PCB should match. From
table 3.2 we rate theMCM technologies, in table 3.6.
Technology MCM-C MCM-D MCM-L
Rating X 6.35X 2.38X
Table 3.6 Coefficient of Thermal Expansion
3.3.8.2 Number ofContact Joints
The reliability of the system depends inversely on the number ofcontact joints the sys
tem constraints. When the number of joints increase the reliability of the system reduces.
This factor also helps onmaking a decision on the type die attachment technology to be used.
The figure 3.6 shows the different type ofMCM die attachment technologies and the number
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Figure 3.6 Number of Contacts In Different Die Attachment Technologies
joints on reliability and rate the different types ofdie attachment technologies. Table 3.7 de
picts the ratings of different types of die attachments with flip-chip taken to be equal to x.
Where smallest value ofX signifies the best choice. The numbers in figure 3.6 denote the
number of contact points, when connecting the die to the substrate.
Flip chip Wire bond TAB
No. of contacts X 2X 2X
Failure rate X 10X 10X
Overall rating X >X >X
Table 3.7 Reliability
Note : The failure rate was calculated for a life of 20 years.
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3.3.9 Size of Package
The size of the package depends on various factors like interconnect width, The type
ofbonding and the type ofpackage used to house theMCM. The size of theMCM depends
on the size of the dies plus the space taken for bonding and the space for routing. Table 3.8




X + 500 Jim
Tab X +500 fim
Table 3.8 Size of Package
The size of thepackage used for containing theMCM has to be taken into consideration.
The cost for standardized packages is cheaper than custom designed packages refer section
3.36. Therefore it is advisable to go in with the standard packages. Hence while using the
standardized packages it is advisable to have the size of theMCM substrate equal to the size
of the inner cavity of the Package and the pad pitch same as the pad pitch of the package.
Hence for the design used in this thesis a standard size of36mm by 36mm packagewas used.
This is because the package available after a 64 pin is 124/128 pin package, and we have 84
output/input pins on our circuitry.
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3.3.10 type of Facilities Available
This is one of the major factors which governs the type of technology to be used in the
manufacture and design of theMCM. Ifwe rate the facilities we have as 1 and external de
pending on the cost. . From the table 3.9 we can see that we have to design for the system











3.3.11 Summary ofEarly Analysis
This section summarizes the trade-off analysis, taking into consideration factors such
as, cost, reliability and facilities. Since
all theMCM technologies meet the requirements for
performance and speed in the example problem this factor has not been mentioned in this
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summary. Additionally, since the size used for the substrate is a constant, it has not been de





R X 6.35X 2.3X
C
2X 66.7X X
F >X X X
OR >4X 74.05X 4.3X
Table 3.10 Overall Rating For Different Technologies
OR = R(L) +C(M) + F(N) +S(0) +P(Q)
Where
C = Cost R = Reliability F = Facilities S =Size P = Performance
OR= Overall rating L, M, N, O, Q = The weightage give to different Factors
Here L = M = N = 0 = Q
OR =R + C + F+S + P
In terms of overall rating, the smallest number signifies the best choice. However it
should be noted that the rating forMCM-C is notwell defined due to lack of facilities . Keep
ing this in mind,MCM-L would be the most prudent choice.
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PHYSICAL DESIGN
4.1 BRIEF DESCRIPTION OF THE DESIGN TOOL
4.1.1 Introduction
As described earlier in chapter 2 and graphically depicted in figure 2.7 the physical
design of the MCM is done in several steps using different CAD tools. The Cadence suite
of tools, including Concept, Packager, Allegro and Thermax were utilized for this thesis.
4.1.2 Process of Schematic Capture to Physical Layout Conversion
The libraries for some of the components used in this thesiswere not available, hence
they had to be created. Using these components, the schematic for the example problem was
drawn using the Cadence schematic tool called Concept. This schematic was then compiled
to check for any errors using the Cadence Compiler. This schematic is then associated with
the physical packages. In this case, the components used were in the die form, which do not
have a fixed shape and dimension. Therefore, the packages for these dies do not exist. At this
stage, package symbols for these dies have to be created. This is done usingCadenceAllegro
Symbol tool and Allegro padstack tool. Once the symbols are created, these symbols have
to be linkedwith the components. This is done by generating aparts table file. This schematic
is then associated with its components and physical symbols, using the Cadence Packager.
The Packager generates the files which are used by the Allegro layout tool. A substrate is
created onwhich the components are to beplaced. The substrate and the schematic are linked
using a conversion
command concept2a. This command uses the files created by the pack
ager.
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4.1.3 Process Flow From Placement to Routing
Placement and routing is done using the Allegro layout tool. After the conversion
from schematic to theAllegro netlist format, the placement of the components has to be car
ried out. Once the placement is done, the thermal analysis is carried out using a software
package called the Thermax. If the thermal analysis shows that the placement choice is not
a good one, then the components on the substrate have to bemoved and the analysis is done
again. This iteration is carried out till a satisfactory placement from a thermal point ofview
is achieved (in this case 4 iterations were conducted). Once this is done, routing has to be
carried out. If the routing is 100% thenwe carry onwith the electrical analysis. Ifnotwemay
have to change some of the factors like placement, number of layers, types ofvias or the sub
strate size. In the electrical analysis, if the system meets the required speed and performance,
thenwe finalize the routing. Ifnotwe may have to change someofthe factors like placement,
number of layers or substrate size and re-do the routing and analysis. Subsequently, the
drafting and manufacturing process is performed.
4.2 SYMBOL CREATION
4.2.1 Definition of Symbol
A symbol is thephysical representation ofa componentwhich informs the placement
of its pins, its size and the type ofconnectionwhich could be used in between the component
and the substrate. Symbols need not be of only the chips used. They could be contact pad
rings, single in line pad connectors and many other
components.
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4.2.2 Process of Symbol Creation
The process of symbol creation takes into consideration technology used and the







Create the pads need
for the symbol
Create the symbol
Figure 4.1 Process Flow For Symbol Creation
4.2.3 Pad Creation
The pads are created using thepadstack editor. Once the type of technology to be used
and the physical specifications are determined, the pads for the symbol have to be created.
On these pads we have to define their shape, sizes, type ofpad (blind buried or through hole),
thermal characteristics, layers they connect and the drill specifications. The figure 4.2 de





Figure 4.2 ATypical Padstack
4.2.4 Symbol Preparation
In this thesis three different types of die attachments technologies are compared.
Therefore three different types ofsymbols have to be created. The different types of symbols
are shown in the figure 4.3. In the symbol creation the size, placement of the pad, type of
die attachment and the package boundary are defined.
In the case of the tab symbol 100 pm tape is used to connect the die to the substrate,
where as in the case ofwire bonded symbol 25 pm wire was used.
4.3 SUBSTRATE CREATION
The substrate is a base onwhich the bare dies are placed on and interconnected, this
is in many ways similar to a printed circuit
board. Here the size of the substrate, the route
keepin area, package keepin area and cross-section of the substrate are defined.
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Figure 4.3 Symbols for The Intel 8088 Depending on the Type ofDie Attachment
The substrate created for this thesis contains 4 layers of interconnects, Vcc plane and
the ground plane. Using theCadence toolswecan add ordelete layers into the substrate even
after the initial creation of the substrate. The symbol of the substrate is as shown in figure4.4
4.4 DESIGN RULES AND CONSTRAINTS
The most important factors in design are the rules and constraints. The rules and





Figure 4.4 Substrate symbol
MCMs, there are 3 sets of constraints which are electrical, spacing and net data. These
constraints can be saved into a script which could be used in any design.
4.4.1 Electrical Constraints
The electrical constraints specify the level of signal to noise ratio, maximum cross
talk and themaximum signal delay. These constraints depend on performance requirements
for the design. These design specifications could be set in the tool used and have the system
route the layout tomeet them. The electrical constraints that can be set in allegro are as fol
lows: [17]
1 . Max peak forward Xtalk
2. Max peak Backward Xtalk
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3. Max summed forward Xtalk
4. Max summend backward Xtalk
5. Max undershoot
6. Max overshoot
7. Max thermal shift
8. Max ohmic loss
9. Max external noise
10. Min noise margin
1 1 . Min propagational delay
12. Max propagational delay
4.4.2 Spacing Constraints
These constraints depend basically on the process of manufacturing. It is advisable
for the design engineer to collect this data from the silicon vendor before he starts his design.
Normally the siliconvendor gives theminimum spacing required. A typical vendors specifi
cation is shown below. This is taken from the IBM specifications mentioned in the Allegro
tool demo file. [16]
CNS space values
setwindow form.cns_space_values
FORM cns_space_values pin_to_pin 25
FORM cns_space_values line_to_pin 10
FORM cns_space_values line_to_line 5
FORM cns_space_values via_to_pin 25
FORM cns_space_values via_to_via 25
FORM cns_space_values via_to_line 10
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FORM cns_space_values shape_to_pin 10
FORM cns_space_values shape_to_via 10
FORM cns_space_values shape_to_line 5
FORM cns_space_values shape_to_shape 5
FORM cns_space_values length_tolerance 0
FORM cns_space_values Primary_max_sep 0
FORM cns_space_values Secondary_max_sep 0
FORM cns_space_values Secondary_max_len 0
FORM cns_space_values same_net_drc Off
FORM cns_space_values max_bb_via_gap 5
FORM cns_space_values done
The Cadence tools take the similar values as shown above. The spacing constraints
are explained in figure 4.5
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Figure 4.5 Net spacing constraints
4.4.3 Net Data Constraints
These constraints also depend on the process asmentioned in section 4.4.2. Here the
widths of the interconnects, theminimum contact size, the neck widths of the interconnects
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FORM cns_data_values min_line_width 5
FORM cns_data_values min_neck_width 5
FORM cns_data_values allow_on_subc Allowed
FORM cns_data_values tJunction Pins Only
FORM cns_data_values ..junction Anywhere
FORM cns_data_values min_bbvia_stagger 5
FORM cns_data_values via_name VIA
FORM cns_data_values add_via
FORM cns_data_values done
The figure 4.6 explains the various data constraints taken into consideration while
designing.







T allowed any whe:
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Figure 4.6 Design data constraints
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4.5 SCHEMATIC TO LAYOUT CONVERSION
4.5.1 Creation of Schematic
In the design process, once the function is determined, the circuitry has either to be
drawn using schematic capture or described using aHardwareDescriptive language (HDL)
and synthesized into a schematic. The schematic is drawn using library symbols for the com
ponents used and thenwired together. This is can be done using any schematic capture tools.
Cadence schematic capture tools were used in this thesis. The schematic is as shown in
figure 3.4.
In the case where the library parts do not exist, the parts have to be created. To create
the part a body, the chip_prt file and part file have to be created. The body is just physical
shape of the component. The Chip_prt file contains the port description, pin loading, body
description and the physical package type are defined in this file. The part file is one which
defines the date of creation and the abbreviation and the title of the drawing.
4.5.2 The Creation of the Physical Part Table File
The part table file is similar to a chip_prt file. If an alternate package symbol has to
be used while packaging, If the power, ground pins have to be interchanged, the thermal or
power properties to be changed. A typical part table file which was used for this thesis is
shown below. The reason the part table file had to be used here is, that dies were used instead





















































The schematic must be packaged into physical chips on the substrate. The packager
is a bridge between the logical and physical designs. The packagerprocesses compiled sche
matics and produces files for physical design system[15]. Figure 4.7 depicts Cadence pack
ager flow (valid Packager)[15].
4.5.4 Conversion from Concept Netlist to Allegro Netlist
Once the concept netlist and the packager output files are created, the net fist has to
be converted to the allegro format. The conceptconversion script uses the following packag
er files, pstxmap.dat, pstxnet.dat, pstxprt.dat and pstchip.dat and converts the concept netlist









































Figure 4.7Cadence Packager Flow
4.6 PLACEMENT & ROUTING
4.6.1 Placement
Once the allegronetlist is created, the components have tobe placed on the substrate. .
The placement can be done in two ways: one is auto placement the other is manual place
ment. In the case ofMCMs it is better to use manual placement since we have to take into
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consideration the thermal effects of the components during placement, since thermal effects
are ofmajor importance in the case ofMCMs. Once the components are placed on the sub
strate, it is advisable to run the thermal analysis on the design. If thermal effects are not as
desired, it is better to re-do the placement. This cycle has to be repeated till the placement
is satisfactory. One important factor to be taken into consideration is the number ofintercon
nects connecting in between components. It is advisable toplace componentswith lotofnets




so thatwe could have certain groups ofcomponents, separated such as mixed logic
devices. If Homes exist, the homes are placed first and the components in them are placed
next.We could also use autoplacement in some cases, afterplacing thekey components. This
ismostly done in cases were large number ofcomponents are used. . Figure 4.8 shows a sub
strate with components placed on them.
4.6.2 Routing
Once satisfactoryplacement is achieved, routing has to be performed. To conduct the
routing, the constraints have to be set. If a script of the constraints exists, this could be used
to set the them. The grid should be set as per the smallest pin spacing on the layer. Once the
grids, constraints and the placement is done, it is advisable to check if the route keep-in area
exists. Vias have to be set, so that each layer could be interconnected to the other. At this




3. Pin escape router





















Figure 4.8 APlaced Substrate
5. H Novia Router
6. D+ Novia Router




So from the above routers a combination of the routers could be used. The number
of iterations per router could be set, so thatwe can have optimum routing. The routersmen
tioned above do the following functions. The pattern router generates similar patterns. The
delay router tires tomatch the delays of the critical nets selected. Pin escape router connects
the pin with an offset from the center of the pin. V Novia router is a vertical no via router,
when it routes the nets it does not use vias and the net are only vertical ones. Similarly H,
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Figure 4.9 APlaced and Routed MCM
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D+, andD- are horizontal, diagonal upwards and diagonal downwards receptively. Via rout
er, uses vias to connect nets. DRC router is used with a combination ofdifferent routers and
once this is done it takes into consideration the DRC specifications. Once this is done the
routing is executed. If the design is not 100% routed, some times itmay be essential tomanu
ally edit the routing.
The order of routers used in this thesis were as follows:
1. V Novia Router




After the routing is done, the glossing tool could be used. This tool smoothens the





5.1.1 Introduction to Electrical Analysis
Electrical performance is one of the most important parts in electronic packaging.
Miniaturization of components has become a prime factor in microelectronics. The advan
tages ofminiaturization is that we can attain higher speeds. The draw backs ofminiaturiza
tion is that the noise margin in the system increases. To minimize the levels of noise in the
system, electrical analysis has to be conducted. Electrical analysis takes into consideration
cross-talk, propagational delay, over-shoot and under-shoot.
5.1.2 Interconnects
In the case ofMCMs, the delay and the cross-talk between the interconnects can be
controlled to some extent. To do this a thorough understanding of transmission linemodel




5. Routing and vias
The parasitics in the interconnects is the resistance, capacitance and the inductance.
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The resistance and inductance basically occur in the interconnect. The parasitic capacitance
is the capacitance between interconnects on the same, as well as on the other layers. The line
parasitics affect the transmission of data from one die to another.
5.1.3 Interconnect Analysis
The interconnects of an MCM have characteristics of both VLSI, and of the PCB
transmission fines. In the case of VLSI, the line widths are small, and hence act as lossy
transmission fines. Where as in the case ofPCBs the lines arewider and show characteristics
of loss-less transmission lines. In the case ofMCMs, the lines in some cases are narrow and
exhibit skin effect loss. The MCMs have high interconnect density and have crosstalk prob
lems. As a result, it is advisable to model them as lossy transmission lines.
The transmission lines have discontinuities caused due to package pins, wire bonds,
vias which connect different layers and line width variations. These discontinuities can be
modeled either as capacitive or inductive discontinuities.
To analyze these transmission lines, it is necessary to know which type of network
model has to be used. It is safest to use the distributive network model, which will always
give us an accurate result. As a rule of thumb, this accuracy could also be obtained using a
lumped network model for cases where the time of flight tf is 5-times greater than the rise
time tr [ 19]. The time of flight depends on thepropagational speed through thematerial. The
propagation speed is inversely proportional to the square root of the dielectric constant of
thematerial. Therefore for anMCM of 10 cm., interconnects rise times have to be faster than
1 .5 nsec, in order to be forced to use the distributed model.
In other cases we could use the
lumped model.
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The rise time is determined basically on the signal that feeds the driver and the ratio
of the driver source resistance to the line impedance. If the driverresistanceRs ismuch larger
than the line impedance Zq, the initial step is small, and many trips are required. Then the
nse time is determined by the driver resistance and the total capacitance at the output node,
including the capacitance and theparasitics. IfRs is comparable or smaller thanZo, the initial
step is large and the rise time is determined by the signal that feeds the driver, driver circuit
characteristics and parasitic pin capacitance. The typical wave forms of the rise time due to
the ratio Rs/Z0 is shown in the figure 5.1.
Figure 5.1 [19] Waveforms for various Rs and Zo
As said earlier, where module line widths are small and have considerable resistance
in the interconnects, they could be treated as lossy transmission lines. When the line resis-
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tance becomes larger than the characteristic impedance, resistance dominates the electrical
behavior, and the inductive effects disappear. Then the interconnect should be modeled as
a distributed RC line[ ]. In cases were the resistance does not dominate, it is advisable to use
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Figure 5.2 [19] Model for a lossy transmission line
5.1.4 Crosstalk
In the case where density of interconnects is very high, there exists a problem of
crosstalk. This is caused due tomutual capacitance andmutual inductance between intercon
nects. It could be due to the interconnects on the same or different layers, but close enough
to cause mutual inductance and capacitance. If the current is flowing in the same direction
in the adjacent conductors, then the crosstalk due to these is known as forward crosstalk.
Similarly if the current is in the opposite direction then it is called backward crosstalk. The
figure 5.3 depicts the generalized coupling problem on the same layer, and figure 5.4 shows












Magnetic L1? = L21
Flux
(c) Inductive Coupling
Figure 5.3 [18] Generalized Coupling Problem
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Figure 5.4 [18] Lumped -Element CouplingModel
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5.1.5 The Simulation Results
Analysis is carried out taking into consideration the design rules. The graph of the
simulation shows the driver input signal and represents how the output follows. It also shows
the over shoot and the final settle time of the signal. The tool also calculates the cross talk
and propagational delay of the net. The term summed crosstalk is the sum of the cross talks
when more than one interconnect has an effect on the line and are active at the same time.
The simulation results are tabulated and a comparison is shown between substrates, in table
5.1. The figure 5.5 depicts an example of signal noise plot.
Material Propagation
delay
Crosstalk Overshoot Undershoot Final setde
delayFor. Back.
FR4 0.427 ns 0 191mv 586 mv 90.57 mv 0.779 ns
Ceramic 0.345 ns 0 154mv 719.52 mv 123.02 mv 0.679 ns !
Polyimide 0.132 ns 0 140mv 525 mv 100mv 0.641ns
Table 5.1 Results of Electrical Analysis of a Single Net, Using
Different Technologies
Note: ReferAppendix-1
Since the system is ninning at 8MHz, themaximum settle time for a signal is 125 ns.
Also, themanufacturers specification states that the rise time for these chipswill be no great
er than 10ns. Since the setde time for the signalwith crosstalk is less than both themax settle
time and the rise time, the crosstalk will not effect the circuit.
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Figure 5.5 Signal Noise Plot
5.2 THERMAL ANALYSIS
5.2.1 Introduction to thermal Analysis
When the package size is reduced, thermal problems occur and we have breakdown
of systems. Thermal analysis takes into consideration, power and the heat dissipation of
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every device used in the system. The tool used gives the thermal contours and informs us
the hot spots in the system. From these results, we can decide if we have to use cooling,
change the device which is dissipating heat or placement.
5.2.2 Process ofThermal Analysis
The parameters of the components, type of cooling, shape and dimension of the
board are to be specified. Once this is done, the analysis has to be canied out. The thermal
analysis tool breaks up the board into several points (called nodes) and takes into the thermal
components like 0jC, 0ja, power dissipation, emissivity and the geometry of the board[19].
Where 0jc is the casing temperature in C/W and 6ja is the ambient temperature in C/W. The
accuracy goes up with the increase in number ofnodes [19]. There are several othermethods
of calculating the temperature of the board, like numerical method and breaking the board
into thermal resistors and solving this.
The thermax tool uses the procedure of breaking the board up into several nodes, it
then gathers the data of each node and produces a graphical representation of the thermal
result as thermal contours. This helps toverify theplacement and determine if it is satisfacto
ry. The tool also can take into consideration the different types of cooling, the direction of
flow. Hence the type of cooling has to be specified before running the simulation.
5.2.3 Simulation Results
The simulation ofboardwas carried outusing thermax. Here the cooling system used
was free convection. The thermal contours of the top surface is shown in figure 5.6, and the
tabulated results are shown in table 5.2
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SI. No. Reference Designator
Junction TemperaturesC
MCM-L MCM-C MCM-D
1 Ul 68.9 67.7 67.9
2 U2 67.2 67.4 67.3
3 U3 67.4 67.4 67.4
4 U4 67.5 67.5 67.4
5 U5 67.1 67.4 67.3
6 U6 67.3 67.5 67.4
7 U7 67.8 67.6 67.6
8 U8 67.8 67.5 67.6
9 U9 68.1 67.6 67.6
10 UIO 67.8 67.5 67.5 i
11 Ull 67.8 67.5 67.6
12 U12 67.5 67.5 67.5
Table 5.2 Thermal Simulation Results
3.3 SUMMARY
3.3.1 Electrical Analysis
The electrical analysis results are for the same routing, butwith differentmaterials.
Hence, it could be realized from the results that properties of the materials has an effect on
the electrical performance of the system.
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Figure 5.6 Thermal Contours ofThe Top Surface
Taking into consideration overshoot, it informs us that Zq varies with change inma
terial. From table 5 . 1 it informs us that impedance for ceramic is the highest then is FR4 and
last is polyimide. In the case of propagational delay polyimide performance is higher





From the table 5.2, a conclusion can be drawn that the thermal conductivity
of
MCM-L is poor compared toMCM-C andMCM-D. It is also noticeable thatMCM-C and




The aim of this thesis was to generate a procedure to design and simulate anMCM.
To do this, a design of the 8088microprocessorwas taken as the example problem. An early
designwas conducted, and from this a conclusion on the size of theMCM was determined.
Once thiswas done different technologieswere compared.Then theMCMwere routed using
different technologies and then simulated.
From the results of the simulations, we could say MCM-D performed the best
compared to the other technologies from the electrical stand point. From the thermal point
ofviewMCM-C performed the best, compared to the others. Since all the technologiesmeet
the needed specifications, it is then necessary to examine the cost and facilities available.
From this point of view MCM-L, would be good. The advantages ofMCM-L is that the
manufacturing process and facilities arewellmatured and cheaper than the other processes.
Hence MCM-L could be good for this design from an overall perspective.
This thesis has gone over the completeMCM design procedure, starting from sche
matic capture, early design process, placement, routing and simulation. It could be a good
guide line forMCM design. It alsodescribes various procedures ofprocess and technologies
used inMCMdesign. Thematerial from this thesis could help indesigningMCMs, not only
for this function, but also for any other function.
The futurework that could be conducted in this field is, partitioning a ultra large inte
grated circuit and incorporating it in anMCM. Then doing a comparative study of the two.
A study could also be conducted on the





Noise Immunity 1750 mV
- CrossTalk 154.613 mV *
-Undershoot 123.02 mV
- Ohmic Loss 1 .570 mV
- Thermal Shift 0 mV
- External Noise 0 mV
NoiseMargin 1470.8 mV
Overshoot 719.52 mV *
Backward Xtalk Sum 154.613 mV
Forward Xtalk Sum 0 mV
Forward Xtalk Peak 0 mV
Propagation Delay 0.345 nS
First Switch Delay 0.679 nS
Final Settle Delay 0.679 nS
First Incident Sw. FAIL *
Monotonic Rise/FalL PASS
DELAY_RULE checks:Min Delay 0.345 nS
Max Delay 0.345 nS











Wire Resistance 722.537 mOhm
Total Resistance 722.537 mOhm
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Material Polimide
Noise Immunity 1750 mV
- CrossTalk 140.309 mV *
- Undershoot 142.46 mV
-OhmicLoss 1.570 mV
- Thermal Shift 0 mV
- External Noise 0 mV
NoiseMargin 1465.66 mV
Overshoot 818.68 mV *
Backward Xtalk Sum 140.309 mV
Forward Xtalk Sum 0 mV
Forward Xtalk Peak 0 mV
Propagation Delay 0.314 nS
First Switch Delay 0.641 nS
Final Settle Delay 0.641 nS




Min Delay 0.314 nS
Max Delay 0.314 nS












Wire Resistance 722.537 mOhm
Total Resistance 722.537 mOhm
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Material FR-4
Noise Immunity 1750 mV
-CrossTalk 191.209 mV *
- Undershoot 90.57 mV
-OhmicLoss 1.570 mV
- Thermal Shift 0 mV
- External Noise 0 mV
NoiseMargin 1466.65 mV
Overshoot 586.27 mV
Backward Xtalk Sum 191.209 mV
Forward Xtalk Sum 0 mV
Forward Xtalk Peak 0 mV
Propagation Delay 0.427 nS
First Switch Delay 0.779 nS
Final Settle Delay 0.779 nS




Min Delay 0.427 nS
Max Delay 0.427 nS












Wire Resistance 722.537 mOhm
Total Resistance 722.537 mOhm
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Appendix-2
COMPONENTS TEMPERATURE FOR BOARD - wirel
Material Ceramic
Layer - 1 Side - FRONT Page - 1
I I I Steady State I
I No.l Reference Desig. I Time: 2038.9 seel
I I I BTM JUNC TOP I
II I C C C I
I 1 I Ul I 67.7 67.7 67.71
I 2 I UIO 167.5 67.5 67.51
I 3IU11 167.5 67.5 67.51
I 4IU12 167.5 67.5 67.51
I 5 I U2 1 67.4 67.4 67.41
I 6 I U3 I 67.4 67.4 67.41
I 7 I U4 I 67.5 67.5 67.51
I 8 I U5 I 67.4 67.4 67.41
I 9IU6 167.5 67.5 67.51
I 10 1 U7 1 67.6 67.6 67.61
I11IU8 167.5 67.5 67.51
I 12 I U9 I 67.6 67.6 67.61
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COMPONENTS TEMPERATURE FOR BOARD - wirel
Material Polyimide
Layer - 1 Side - FRONT Page - 1
I I I Steady State I
I No.l Reference Desig. I Time: 3244.2 seel
I I I BTM JUNC TOP I
II I C C C I
I 1 I Ul I 67.9 67.9 67.91
I 2 I UIO I 67.5 67.5 67.51
I 3IU11 167.6 67.6 67.61
I 4IU12 167.5 67.5 67.51
I 5 I U2 I 67.3 67.3 67.31
I 6 I U3 1 67.4 67.4 67.41
I 7 I U4 1 67.4 67.4 67.41
I 8 I U5 I 67.3 67.3 67.31
I 9 I U6 I 67.4 67.4 67.41
I 10 1 U7 I 67.6 67.6 67.61
I11IU8 167.6 67.6 67.61
I 12 I U9 I 67.6 67.6 67.61
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COMPONENTS TEMPERATURE FOR BOARD - wirel
Materoal FR-4
Layer - 1 Side - FRONT Page - 1
I I I Steady State I
I No.l Reference Desig. I Time: 2002.7 seel
I I I BTM JUNC TOP I
II I C C C I
I 1 1 Ul 1 68.9 68.9 68.91
I 2 I UIO I 67.8 67.8 67.81
I 3IU11 167.8 67.8 67.81
I 4 I U12 1 67.5 67.5 67.51
I 5 I U2 1 67.2 67.2 67.21
I 6 I U3 1 67.4 67.4 67.41
I 7 I U4 I 67.5 67.5 67.51
I 8IU5 167.1 67.1 67.11
I 9 I U6 I 67.3 67.3 67.31
1 10 1 U7 I 67.8 67.8 67.81
I11IU8 167.8 67.8 67.81





To create the needed padstacks for MCM design.
Procedure:
Make sure you are mem 1 directory
if yes, do the following
Type in validframe




click on Sym Prep
click on Padstack Editor
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Now you will have the Padstack Editor up, do the following:
click on Name and then enter 200t as the name.
Click and Toggle Units tillMicrons appear in the box
Click on Thru hole
Click on Top
At this stage we will have another menu up, do the following:





Now the top layer is defined, this can be copied to the other layers.
click on Copy
Click on Top
Click on Film Masktop
Click on Done
Click on Archive
At this stage you have completed creating a pad. If you want to create another,
then




To create a symbol which could be used in the design of an MCM.
Procedure :
Make sure you are in the mcml directory
Type in validframe
Click on PCB
Click on Sym Prep
Click on Symbol Editor
At this stage youwill have the symbol editor, aswell as the drawingwindow and theminista-
tus open.
Click and toggle Type in drawing window till Package appears
Click and toggle User Units till Microns appears
Click and toggle Size till A1 appears
In the Move origin section
Click on X and type in 12700
Click on Y and type in 12700
Click on Done
Now we shall define the Text :
Click on Define
Click on Text
Change the width, height, line space, Photo Width and char space to:
100 100 125 0 30
200 200 250 0 60
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500 500 600 0 200
Click on Done
Now we shall define the grid :
Click on Define / Grid
Change X and Y spacing for the different classes except All Etch to 50
Click on Grids On
Click on Done
Now we shall define a new subclass.
Click on Define / Subclass
Click on Package Geometry
Type in new subclass Thermal_gel
Click on Done
Now we shall draw the different layers.
Click on Add / Rectangle
check in theMinistatus if it shows Package Geometry and AssemblyJTop
depending on which one is different press theMMB and select the above
Type in the X and Y coordinates as follow
X -1400 -1450
X 1400 1450
Click MMB in the lower box of the Ministatus and select DisplayJTop
X -700 -750
X 700 750
Click on Areas/Package Bound





Now you shall add the Reference Designator and the Device type
Click on Label /Ref des
Click on Text Block in theMinistatus
Type in 2
Toggle Text Just to Center
* TypeinXOO
* Type in U*
Do the same for Device Type except for the once marked with the *
Instead type in X 0 -700
Type in Dev
We shall now add the pins
Click on Pin
Type in the name of the padstack you created in ministatus
Type in Offset -100
place the pin # 1 as shown in the figure
Type in Columns 6 in theMinistatus
Type in Spacing 500 in the ministatus
Click and toggle to Left in the Ministatus
Then place pin # 2 as shown in figure by typing X 1300 1350 in the command win
dow
Change the Columns inMinistatus to 1
Enter Return
Then place Pin # 8, 9




place pin # 10 at X -1300 -1350
Place pin #16 as shown in figure
ClickMMB/done
We have to add pads so as to use them in the design.
Click on Define / Constraints
Click on Values in the Net Data Constraints
<-
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Now we shall mark the pads on the dies:
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Click on Etch / Connect
Click and toggle to Top the lower box in the Ministatus
Type in line width 0





Delete all the connects
At this stage you will have to set colors for different layers
Click on Color / Color
Click on Pin
Select the color from the color pad
Click on Top
Click on SolderMask Top
Click on Film Mask Top
Click on Done in the pin window
Click on Package Geometry
Select a color
Click on Assembly Top
Select another color
Click on Display Top
Select one more color
Click on Thermal Gel
Click on Done
Click on Ref Des
Select a color
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Click on Assembly Top
Click on Device Type
Select a color
Click on Assembly top
Click on Done
Click on Done
Once this is done we have to make the symbol
Click onMake Symbol
Type in the symbol name
Click on Done
Now we have to save the Symbol Drawing
Click on File / save
Type in the same name as the symbol
Click on Done
Now we can quit




To create a board so that you can layout your design
Procedure :




At this stage you will have the Allegro layout editor
Click and toggle T^pe in the Drawing window till Drawing appears
Click and toggle User Units till Microns appears
Click and toggle Size till Al appears
Click on X and type in 12700
Click on Y and type in 12700
Now you will have to define the Layout Cross Section
Click on Process / Edit / Constraints
Click on Define / Subclass
Click on Etch
Click MMB in the box marked AIR
Select Fr-4
Click theMMB on the Button shown next to FR-4
select Insert as per the number of layers ( 4 )
Note: Place alternate layers as copper andFR-4 other than theTop andBottom layers
and define each copper layer as conductor and a layer name like LI, L2 . . .
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Click MMB on conductor in the layer defined top and selectWirebond
Click on Done
Now you shall define the grid
Click on Define / Grid
Change X and Y spacing for different classes except All Etch to 50
Click on Grids On
Click On Done
Now You will add the subclass Thermal_Gel
Click on Define / Subclass
Click on Package Geometry
Type in new Subclass Thermal_gel
Click on Done
Now you will have to set the geometry of the board
Click on Process / Edit / Geometry
Click on Add / Frectangle
Check the Ministatus If it shows Board Geometry and Outline, if not
Click MMB in the respective box of the Ministatus and do the selection
Type in the X and Y coordinates of the Board
Type X 0 0
Type X 31000 31000
Click MMB in the top box of the Ministatus and select Package Keepin
Type X 100 100
Type X 30900 30900
Click MMB in the top Box of the Ministatus and select Route Keepin
Type X 200 200
type X 30800 30800
Click MMB in editing window and select Done
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Now you have to set the Colors for the Different layers
Click on Color / Color
Click on Board Geometry
Click on a color in the Color pad which you want for the out line
Click on the Color next to Outline
Do the same for the rest of the Layers
Click on Done
Now at this stage you have completed creating the geometry of the board, hence save it.
Click on File / Save
Type in file name
Click on Done
Click on File / Quit
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Global, Compiler & Packager Setup :
Objective :
To create the file setup for compiling and packaging, so as to create a flow from the schematic
to its physical packages which are needed to create a allegro netlist.
Procedure :
Make sure you are in themcml directory
Type in Validframe
Click on Front End Tools
Click on Setup / Global
Click on the box Root Drawing
Type in a name Lab6
Click on Use
Type in the box on the top Iwb.wrk
Click on Done
Click on Library














At this stage you have setup the Global set file, that is the Global.cmd file.
Now you shall set up the Compiler.cmd file
Click on Setup / Compiler
Type in Command Args: Lab6




Now you shall set up the Packager.cmd
Click on setup / Packager
Type in Command Args : Lab6
Toggle Allegro Defaults to On
Click on Part Table File
Type in ppttab
Click on Done
Toggle Oversights to On
Click on Apply
Click on Quit
At this moment you have set the needed
files for conversion of Concept to Allegro
Now you can exit
Click on Exit
88
Conversion of Schematic Capture to Allegro :
Objective :
To Generate the Net fist in Allegro format
Procedure :





Click on Read / Local
Click on Save / Local
Click on Apply / File
Click on Exit
Click on Go To Process
Click on Go to Workbench
Click on Front End Tools
Click on Concept




At thismoment you will have a new window come up and tell you if it has compiled
successfully.
Type in Control D in that window
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Now we shall Package the schematic with its symbols
In the blank portion of your screen
Click RMB / Program / Text Editor
Click on File
Type in mcml/ppt.tab
Now you will have the ppt.tab file loaded in the editor.
Edit the fines which have the following properties blank
JEDEC
PINC0UNT=
Type the name of the Symbol you created in the Jedec_type
Type the number of pins it had as the Pincount
Click on File
Click on top the window with your RMB / Quit
In the Process Manager Window
Click on Pacakger
At this moment you will have new window come up and tell you if it has Packaged
Successfully.
Type in Control D in that window
Now at this moment you have done the Physical association of the schematic with its ap
propriate
symbols
Now you will associate it with Allegro.
In the cmdtool - /bin/csh window
Type in concept2a -r -o <board name>
Now you have competed the process of conversion from schematic capture to allegro netlist
format.
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To define the constraints and layout rules for the design.
Procedure :




At this stage you will have the Allegro Layout editor open
Click on File / Edit
Type in the name of the board you saved in lab 3
Click on Done
Now you will have the board on the screen
Click on Process / Edit / Constraints
Click on Constraints




First we shall set the Electrical
Click on Values
Click on Max Via Count
Type In 4
Click and Toggle Never to Always forMax Via Count
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Click on Drc Modes
Check ifMax Via Count is Always
Click on Done




Click on Min BBvia Stagger
Type in 50




Type in the names of the Vias you would like to use
Click on Add
Click on Done
Click on Drc Modes
Check if the modes are on Always
Click on Done
Now let us set the Spacing Constraints
Click on Values




Change all Constraints to 50 except the once that are 0
Toggle Subclass till All BondingWire appears
Change the Constraints in this subclass to 50
Toggle Fields (Global) and check if all the constraints are set
Click on Done
Click on Drc Modes
Check if they are Always
Click on Done
Click on Done
Now you have set the constraints
Click on File / Save
Click on Done
Click on Yes
Click File / Quit
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Placement & Routing :
Objective :
To place the components and to route theMCM
Procedure :




At this stage you will have the Allegro Layout Editor open
Click on the File / Edit
Type in the name of the board you saved in lab3
Click on Done
Click on Process / Auto /Place
Click on Place / All
Move the Component into the board
Click MMB / Rotate
Rotate Mouse Clockwise till part has rotated and is vertical
Click LMB
Type in its coordinates
X 2400 14000
ClickMMB / Next
Type in X 10000 4000
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Click MMB / Next
"type in X 10000 24000
Click MMB / Next
Click MMB / Rotate
Click LMB




Type in X 28000 12500
Click MMB / Next
Click MMB / Rotate
Click LMB
Type in X 28000 7000
Click MMB /Next
Type In X 20500 3200
Click MMB / Next
Type in X 20000 13500
Click MMB /Next
Now you should have placed all the components successfully
Click on Edit / Property
Toggle all the Buttons Off Except of the Vias
Type * in the highlighted box
In the Table of Contents click on Viajist




Click on Define / Constraints
Click on Values under Net Data
Check If Constraint Set Name is Netd, if not toggle it




Now you will do the Auto Routing using AutoRoute
Click on Process /Auto /AutoRoute
Click on Insight
Toggle Typical Through Hole Pad to Die
Toggle Net Data Constraint to NETD
Toggle Net Spacing Constraint to NETE
Toggle Via Pad to Vial
Click on Done
Click on OK or Yes till its says can Vias be placed off grid.
Click on Ok
Now you must have set the Insight which automatically calculates the grid
Now let us set the Routers
Click on Param
Click on Force To Pin-Escape
Check if Dynamic Router is on if not set it on
Click on Done
Now the Routers are set and we have to execute the routing
Click on Execute
Once the Routing is done it is advisable to Gloss the interconnects
Click on Process /Auto / Gloss
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Click on Param
Set Via Eliminate to Off
Click on Done
Click on Execute




Set the Colors for the 4 different layers
Click on Done
Click on Package Geometry







Select Blue for all the layers
Click on done
Click on Board Geometry
Set the colors for the following :
Outline Blue
Click on Done






Now you will have to set the color Priority as per the layers you want to see clearly
Click on Color / Color Priority
Set them by selecting them and clicking them in their respective order
Click on Done
Click on File / Create Plot
Hence a plot file is created
Click on File / Save
Click on File / Quit
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Editing, Via Creation and Layer Addition :
Objective ;
To edit the routing interactively, edit vias and add them to nets and additional layers for rout
ing
Procedure :




In the Allegro Layout Editor enter the file name of your routed design
Click on File / Edit
Enter the Design Name
Now you will have your routed MCM up
Part I :
Click on Process / Edit / Etch
Click on Delete
At this moment you will have a Find Filter window
Toggle Nets to Off
Click on any connecting line and delete it
Now you will have to do the Interactive connection to this net
Click on Add / Connect
In the ministatus window the top box says Act that means it is active, in the lower
box it says Alt this is alternate layer. Hence Checkwhich layer you want active depend
ing on that if the alternate layer need to be active
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ClickMMB / Swap
Then draw the connect
Click MMB / Thru Drill List / Via
Complete the connect
Click onMMB / Done
Part n :
In part II we will create blind buried vias
Click on Define / BBVia padstack
Enter the name In the upper most blocks
Toggle the Start layer
Toggle the Bottom Layer
Thesevia connect only between theparticular layers, hence youmaywantdifferentvias con
necting different layers like for example 11-12, 12 -bottom, 11-bottom. To do this
Click on Add BBVia
You will have new set do the same as did for the earlier set. Once you covered all the layers
Click on done
Part III
In this part you will use the BBVias you Created
Do the same as in part one but when you are adding the Vias
Click onMMB / BB Drill List / The via connecting the layers you want
If you want to change a Alternate layer
Click MMB in lower box of the ministatus and select the layer you desire.
Part IV:
101
This is the same as section dealing with the Layer Cross Section in Lab3. Here you
insert
morenumber of layers and then you define them as conductors and dielectrics. Lastly define
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